CPU STA/Timing Engineer (Lead/Staff/Sr Staff)
SunGreenH2
Bengaluru, Karnataka, India
Posted on Mar 21, 2026
Company
Qualcomm India Private Limited
Job Area
Engineering Group, Engineering Group > Hardware Engineering
General Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Minimum Qualifications
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.
Job Overview
As a CPU Physical Design Timing (STA) Engineer, you will be a key contributor to high‑performance CPU core and uncore designs, working closely with CPU microarchitecture, RTL, CAD, and physical design teams.
You will drive timing analysis and closure for complex, multi‑GHz CPU designs across block, cluster, and full‑chip hierarchies, ensuring aggressive frequency and power targets are met.
Roles and Responsibilities
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Qualcomm India Private Limited
Job Area
Engineering Group, Engineering Group > Hardware Engineering
General Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Minimum Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.
Job Overview
As a CPU Physical Design Timing (STA) Engineer, you will be a key contributor to high‑performance CPU core and uncore designs, working closely with CPU microarchitecture, RTL, CAD, and physical design teams.
You will drive timing analysis and closure for complex, multi‑GHz CPU designs across block, cluster, and full‑chip hierarchies, ensuring aggressive frequency and power targets are met.
Roles and Responsibilities
- Work closely with CPU microarchitecture, RTL, and DFT teams to understand CPU pipelines, critical paths, and performance goals, and to define, implement, and validate timing constraints.
- Perform STA for high‑performance CPU designs at block, cluster, and SoC/top‑level hierarchies across multiple modes, corners, and scenarios.
- Analyze timing on frequency‑critical CPU paths (core, cache, interconnect, clocking) and collaborate with RTL and DFT teams to drive logic and micro‑architectural fixes.
- Provide actionable timing feedback to block‑level and top‑level physical design engineers to enable CPU frequency and timing closure.
- Partner with CAD and methodology teams to develop, deploy, and enhance CPU‑specific timing flows and infrastructure.
- Generate and review timing ECOs (logic and physical) to close setup, hold, noise, and cross‑talk violations in CPU designs.
- Contribute to CPU timing methodology definition, best practices, and documentation for consistent signoff quality.
- MS degree in Electrical Engineering with ~6+ years of hands‑on experience in STA and timing closure.
- Strong experience with STA and timing closure for high‑performance CPU or processor‑class SoCs.
- Expertise in multi‑clock, multi‑domain CPU designs with aggressive frequency targets.
- Experience in deep sub‑micron technology nodes and advanced process technologies.
- Proven experience performing STA on large CPU/SoC designs with multi‑scenario and signoff‑quality closure.
- Hands‑on knowledge of timing ECO techniques and their implementation for CPU frequency closure.
- Solid understanding of standard cell libraries, CPU‑critical path optimization, and timing trade‑offs.
- Familiarity with circuit modeling, transistor fundamentals, and worst‑case corner selection for CPU timing signoff.
- Strong understanding of industry‑standard synthesis, place & route, and tape‑out flows.
- Excellent communication skills to work effectively with CPU architects, RTL designers, PD, and CAD teams.
- In‑depth knowledge of timing effects such as noise, cross‑talk, OCV/variation, and their impact on CPU designs.
- Working knowledge of CPU/SoC architecture and HDL languages such as Verilog.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.